Realization of Fault-Tolerant Machines—Linear Code Application | IEEE Journals & Magazine | IEEE Xplore

Realization of Fault-Tolerant Machines—Linear Code Application


Abstract:

This correspondence deals with the fault-tolerant realization of a sequential machine using error-correcting (n,k) linear codes. Earlier works in the same area confine th...Show More

Abstract:

This correspondence deals with the fault-tolerant realization of a sequential machine using error-correcting (n,k) linear codes. Earlier works in the same area confine their attention to modified Reed-Muller Code and perfect Hamming Code and achieve the realization using a number of majority logic gates, which makes the entire realization quite complex. The realization discussed in this paper needs a smaller number of circuit components with less complexity.
Published in: IEEE Transactions on Computers ( Volume: C-30, Issue: 3, March 1981)
Page(s): 237 - 240
Date of Publication: 31 March 1981

ISSN Information:


References

References is not available for this document.