VLSI Array Design Under Constraint of Limited I/O Bandwidth | IEEE Journals & Magazine | IEEE Xplore