An Algebraic Model of Fault-Masking Logic Circuits | IEEE Journals & Magazine | IEEE Xplore