A Hypergraph Model for Fault-Tolerant VLSI Processor Arrays | IEEE Journals & Magazine | IEEE Xplore