Loading [MathJax]/extensions/MathMenu.js
Test Schedules for VLSI Circuits Having Built-In Test Hardware | IEEE Journals & Magazine | IEEE Xplore

Test Schedules for VLSI Circuits Having Built-In Test Hardware


Abstract:

In this correspondence, the concept of a test schema which describes how a test methodology is to execute is introduced. We also introduce the powerful concept of an I pa...Show More

Abstract:

In this correspondence, the concept of a test schema which describes how a test methodology is to execute is introduced. We also introduce the powerful concept of an I path which is used to transfer data unchanged from one place in a circuit to another. The process of embedding a test schema into an actual circuit is described. This produces a test plan for the circuit which specifies the sequence of actions that need to be carried out to execute the test. A theory of test plan execution overlap is presented, and is used as the basis for constructing test schedules with optimal execution times.
Published in: IEEE Transactions on Computers ( Volume: C-35, Issue: 4, April 1986)
Page(s): 361 - 367
Date of Publication: 30 April 1986

ISSN Information:


Contact IEEE to Subscribe

References

References is not available for this document.