Loading [a11y]/accessibility-menu.js
A new construction of Massey-Omura parallel multiplier over GF(2/sup m/) | IEEE Journals & Magazine | IEEE Xplore

A new construction of Massey-Omura parallel multiplier over GF(2/sup m/)


Abstract:

The Massey-Omura multiplier of GF(2/sup m/) uses a normal basis and its bit parallel version is usually implemented using m identical combinational logic blocks whose inp...Show More

Abstract:

The Massey-Omura multiplier of GF(2/sup m/) uses a normal basis and its bit parallel version is usually implemented using m identical combinational logic blocks whose inputs are cyclically shifted from one another. In the past, it was shown that, for a class of finite fields defined by irreducible all-one polynomials, the parallel Massey-Omura multiplier had redundancy and a modified architecture of lower circuit complexity was proposed. In this article, it is shown that, not only does this type of multiplier contain redundancy in that special class of finite fields, but it also has redundancy in fields GF(2/sup m/) defined by any irreducible polynomial. By removing the redundancy, we propose a new architecture for the normal basis parallel multiplier, which is applicable to any arbitrary finite field and has significantly lower circuit complexity compared to the original Massey-Omura normal basis parallel multiplier. The proposed multiplier structure is also modular and, hence, suitable for VLSI realization. When applied to fields defined by the irreducible all-one polynomials, the multiplier's circuit complexity matches the best result available in the open literature.
Published in: IEEE Transactions on Computers ( Volume: 51, Issue: 5, May 2002)
Page(s): 511 - 520
Date of Publication: 07 August 2002

ISSN Information:


References

References is not available for this document.