Static test compaction for full-scan circuits based on combinational test sets and nonscan input sequences and a lower bound on the number of tests | IEEE Journals & Magazine | IEEE Xplore