Tolerating late memory traps in dynamically scheduled processors | IEEE Journals & Magazine | IEEE Xplore