Power-aware test planning in the early system-on-chip design exploration process | IEEE Journals & Magazine | IEEE Xplore