Double-residue modular range reduction for floating-point hardware implementations | IEEE Journals & Magazine | IEEE Xplore