Fast Parallel-Prefix Architectures for Modulo 2n-1 Addition with a Single Representation of Zero | IEEE Journals & Magazine | IEEE Xplore