An Instruction Throughput Model of Superscalar Processors | IEEE Journals & Magazine | IEEE Xplore