A Cost-Effective Latency-Aware Memory Bus for Symmetric Multiprocessor Systems | IEEE Journals & Magazine | IEEE Xplore