Design of a Bufferless Photonic Clos Network-on-Chip Architecture | IEEE Journals & Magazine | IEEE Xplore