An Energy-Efficient Last-Level Cache Architecture for Process Variation-Tolerant 3D Microprocessors | IEEE Journals & Magazine | IEEE Xplore