Reconfiguring Three-Dimensional Processor Arrays for Fault-Tolerance: Hardness and Heuristic Algorithms | IEEE Journals & Magazine | IEEE Xplore