Robust Soft Error Tolerant CMOS Latch Configurations | IEEE Journals & Magazine | IEEE Xplore