Designing a Resilient L1 Cache Architecture to Process Variation-Induced Access-Time Failures | IEEE Journals & Magazine | IEEE Xplore