An On-Chip Error Detection Method to Reduce the Post-Silicon Debug Time | IEEE Journals & Magazine | IEEE Xplore

An On-Chip Error Detection Method to Reduce the Post-Silicon Debug Time


Abstract:

Debug time has become a major issue in post silicon debug because of the increasingly complicated nature of circuit design. However, reducing debug time is a major challe...Show More

Abstract:

Debug time has become a major issue in post silicon debug because of the increasingly complicated nature of circuit design. However, reducing debug time is a major challenge because of the limited size of the trace buffer used to observe internal signals in the circuit. This study proposes an on-chip error detection method to overcome this challenge. The on-chip process detects the error-suspect window using the pre-calculated golden data stored in the trace buffer. This allows the selective compaction and capture of the debug data in the trace buffer during the error-containing interval. As a result, reducing the number of debug sessions significantly reduces the total debug time. The experimental results on various debug cases show significant reductions in total debug time compared to previous work.
Published in: IEEE Transactions on Computers ( Volume: 66, Issue: 1, 01 January 2017)
Page(s): 38 - 44
Date of Publication: 03 May 2016

ISSN Information:

Funding Agency:


References

References is not available for this document.