Majority Logic Formulations for Parallel Adder Designs at Reduced Delay and Circuit Complexity | IEEE Journals & Magazine | IEEE Xplore