Efficient Design-for-Test Approach for Networks-on-Chip | IEEE Journals & Magazine | IEEE Xplore