Loading [MathJax]/extensions/MathZoom.js
Enhancing Instruction TLB Resilience to Soft Errors | IEEE Journals & Magazine | IEEE Xplore

Abstract:

A translation lookaside buffer (TLB) is a type of cache used to speed up the virtual to physical memory translation process. Instruction TLBs store virtual page numbers a...Show More

Abstract:

A translation lookaside buffer (TLB) is a type of cache used to speed up the virtual to physical memory translation process. Instruction TLBs store virtual page numbers and their related physical page numbers for the last accessed pages of instruction memory. TLBs like other memories suffer soft errors that can corrupt their contents. A false positive due to an error produced in the virtual page number stored in the TLB may lead to a wrong translation and, consequently, the execution of a wrong instruction that can lead to a program hard fault or to data corruption. Parity or error correction codes have been proposed to provide protection for the TLB, but they require additional storage space. This paper presents some schemes to increase the instruction TLB resilience to this type of errors without requiring any extra storage space, by taking advantage of the spatial locality principle that takes place when executing a program.
Published in: IEEE Transactions on Computers ( Volume: 68, Issue: 2, 01 February 2019)
Page(s): 214 - 224
Date of Publication: 10 October 2018

ISSN Information:


Contact IEEE to Subscribe

References

References is not available for this document.