Bypassing Multicore Memory Bugs With Coarse-Grained Reconfigurable Logic | IEEE Journals & Magazine | IEEE Xplore