Modeling Latch-Up in CMOS Integrated Circuits | IEEE Journals & Magazine | IEEE Xplore