A Formal Method for the Specification, Analysis, and Design of Register-Transfer Level Digital Logic | IEEE Journals & Magazine | IEEE Xplore