Gate Matrix Layout of Random Control Logic in a 32-bit CMOS CPU Chip Adaptable to Evolving Logic Design | IEEE Journals & Magazine | IEEE Xplore