Logic Partitioning for Minimizing Gate Arrays | IEEE Journals & Magazine | IEEE Xplore