A Network Comparison Algorithm for Layout Verification of Integrated Circuits | IEEE Journals & Magazine | IEEE Xplore