VLSI Layout Compaction with Grid and Mixed Constraints | IEEE Journals & Magazine | IEEE Xplore