Measurements for structural logic synthesis optimizations | IEEE Journals & Magazine | IEEE Xplore