Constrained test generation for embedded synchronous sequential circuits with serial-input access | IEEE Journals & Magazine | IEEE Xplore