Coupling-aware high-level interconnect synthesis [IC layout] | IEEE Journals & Magazine | IEEE Xplore