Techniques and algorithms for fault grading of FPGA interconnect test configurations | IEEE Journals & Magazine | IEEE Xplore