An efficient test relaxation technique for synchronous sequential circuits | IEEE Journals & Magazine | IEEE Xplore