Fault secure datapath synthesis using hybrid time and hardware redundancy | IEEE Journals & Magazine | IEEE Xplore