Interconnect-aware low-power high-level synthesis | IEEE Journals & Magazine | IEEE Xplore