Delay analysis of CMOS gates using modified logical effort model | IEEE Journals & Magazine | IEEE Xplore