On reducing test application time for scan circuits using limited scan operations and transfer sequences | IEEE Journals & Magazine | IEEE Xplore