Loading [a11y]/accessibility-menu.js
Scan test cost and power reduction through systematic scan reconfiguration | IEEE Journals & Magazine | IEEE Xplore

Scan test cost and power reduction through systematic scan reconfiguration


Abstract:

This paper presents segmented addressable scan (SAS), a test architecture that addresses test data volume, test application time, test power consumption, and tester chann...Show More

Abstract:

This paper presents segmented addressable scan (SAS), a test architecture that addresses test data volume, test application time, test power consumption, and tester channel requirements using a hardware overhead of a few gates per scan chain. Using SAS, this paper also presents systematic scan reconfiguration, a test data compression algorithm that is applied to achieve 10× to 40× compression ratios without requiring any information from the automatic-test-pattern-generation tool about the unspecified bits. The architecture and the algorithm were applied to both single stuck as well as transition fault test sets.
Page(s): 907 - 918
Date of Publication: 31 May 2007

ISSN Information: