Speculative Loop-Pipelining in Binary Translation for Hardware Acceleration | IEEE Journals & Magazine | IEEE Xplore