Input Vector Reordering for Leakage Power Reduction in FPGAs | IEEE Journals & Magazine | IEEE Xplore