Verification of Datapath and Controller Generation Phase in High-Level Synthesis of Digital Circuits | IEEE Journals & Magazine | IEEE Xplore