Layout Generator for Transistor-Level High-Density Regular Circuits | IEEE Journals & Magazine | IEEE Xplore