SOC Test Architecture and Method for 3-D ICs | IEEE Journals & Magazine | IEEE Xplore