SEU-Aware High-Level Data Path Synthesis and Layout Generation on SRAM-Based FPGAs | IEEE Journals & Magazine | IEEE Xplore