An Effective and Efficient Framework for Clock Latency Range Aware Clock Network Synthesis | IEEE Journals & Magazine | IEEE Xplore