An Analytical Placer for VLSI Standard Cell Placement | IEEE Journals & Magazine | IEEE Xplore