Adapting an Implicit Path Delay Grading Method for Parallel Architectures | IEEE Journals & Magazine | IEEE Xplore