Clock-Tree Aware Multibit Flip-Flop Generation During Placement for Power Optimization | IEEE Journals & Magazine | IEEE Xplore