Test-Cost Modeling and Optimal Test-Flow Selection of 3-D-Stacked ICs | IEEE Journals & Magazine | IEEE Xplore